[popej]

My guess is that it works between chipset GPU and eink display. Like for example GPU writes to SRAM bufer (Winbond chip) and FPGA transfers data to display with specific optimization for eink. Maybe fixed procedure (BSR) implemented in FPGA.